

# Introduction of Computer 21

Bus structure • A bus is set of lines.

• one line can transfer 1 bits

There is mainly 3 buses in CPU Collis

(i) Address Bus

• Unidirectional →  
• if address bus is of  $n$  bits then total  
max capacity will be  $2^n$  bits. 16 bit address bus  
memory location -  $0 - 2^{16} - 1$

(ii) Data bus


• Bidirectional

Input devices to MP

MP to memory

(iii) Control bus • Controlling signal

to peripheral device.



# Basic I/O

Input devices are used for taking input from user:

- (i) Keyboard
- (ii) Mouse
- (iii) Joystick
- (iv) Touch Screen
- (v) Light Pen
- (vi) Magnetic ink character Reader
- (vii) OCR
- (viii) Scanner

Output devices are used for producing output:

- (i) Monitor
- (ii) Printer
- (iii) Speaker
- (iv) Projector

# Subroutine

Subroutine (assembly) is like function (C/C++/Java)

• It is written and stored separately.

The block of instruction which carries out a specific well defined task is called a subroutine.

When subroutine called

- It halts the main program
- Provide return to the same point.
- Transfer control to subroutine.
- Execute the subroutine.

Ex- main ( )


{

-----  
-----

sum (7, 8);

-----  
-----  
sum (8, 3);

call




return

0100

0200

0201

call 2000H



PC (Program counter) always hold the address of next instruction.


After return, PC should be in 201 but we have to use the most simplest and correct way for return.

We use Stack (last in first out)

What we else can we do

- Store in Reg
  - Store in subroutine
  - Store fixed memory
- } → not work, if another subroutine is available in Subroutine

So Stack is ✓



Interrupt → When a process is executed by the CPU & when a users request for another process, then this will create disturbance for the running process. This is called interrupt.

[ Subroutine needs call but Interrupt happens automatically by user / software / hardware ]

### 3 types of interrupt

- (i) Internal Interrupt (divided by 0, Reg overflow)
- (ii) External Interrupt - CI (I/O devices) <sup>interrupt</sup> <sub>direction</sub>
- (iii) Software interrupt - (System call)

### Handling Interrupt: =>

CPU continuously check interrupt pin value if it is 1 then interrupt occur then

Finish the ~~current~~ instruction →

Push the control status <sup>PC value</sup> ~~of~~ onto control stack → Load the interrupt subroutine address on PC → Execute interrupt


service routine → Pops the process status ~~of~~ from control stack.

Vector interrupt - fixed address

X8 = Hex address. TRAP 2.5, 5.5, 6.5, 7.5  
non maskable 003C H

Maskable interrupt - Interrupt that can be disabled (ignored)

DMA  $\Rightarrow$  DMA stands for Direct Memory Access



Mem  $\rightarrow$  MP  
 MP  $\rightarrow$  Mem  
 I/O  $\rightarrow$  MP  
 MP  $\rightarrow$  I/O  
 Mem  $\rightarrow$  I/O  
 I/O  $\rightarrow$  Mem

Transferring data between Memory and I/O without involvement of MP is called DMA.

- It is very fast as MP is not involved.
- MP is free for other work. (Sometimes, not for all)

DMAC (DMA Controller) control this data transfer.

DMAC takes the charge of bus master and release the control signal.


At times of MP it takes ~~of~~ and then then send other side but DMAC will do

directly.

Why DMAC fast?

→ As DMAC is made exclusively for DMA transfer that's why it is preprogrammed. It does not need any instruction. So fast.

On the other side as  $\mu p$  can do a lot of thing it needs instruction for everything. That's why it is comparatively slow.



After giving  $Hold = 1$  then DMAC received HLDA signal. Now DMAC become busmaster.


Then after finishing DMAC give  $Hold = 0$  &  $\mu p$  become bus master again.

(\*) Actually what happen -  $\mu p$  gives CAR (4000H) current Address Register and CWC R (0005H) current word count register. Address 4000H, have to transfer 5 bytes.

First DMAC check whether I/O devices available / not. ~~If I/O available~~  
 it ~~gives~~ <sup>checks</sup> DREQ (Data Request) signal. If DREQ then it's available.  
 Then DMAC give Hold, MP release bus & give HLDA. Before transfer Data DMAC gives DACK signal to I/O. So that I/O devices be ready to get the data in mean time.

• In time of byte transferring CAR is incremented. (CAR++) & CWR--  
 When all byte is transferred (CWR=0) it is called terminal count.

→ When terminal count is 0 then it gives hold signal to 0.






29

DMA has 4 channel means 4 I/O devices can be connected.

If more than 1 channel give request then priority comes to place



### Transfer Mode

(i) Block / Burst transfer • until the transfer is completed, DMAC remains bus master. ~~and in the~~ DREQ become 1 only one time.

Advant • Super fast

Disadv • Mp. ~~be~~ be in hold state

(ii) Cycle stealing ⇒ After transferring

1 byte DMAC give control to ~~bus~~ MP

• We can do everything in time of transferring.

We use this type of DMAC but in advanced way.

(\*) Maybe we think we are using PC but  $\mu p$  becomes idle as in 1 sec it can do a ~~lot of~~ billion operation.

Nowadays  $\mu p$  always looks up what our <sup>DMA</sup>  $\mu p$  is doing. if  $\mu p$  is idle then it tries to steal cycle mark.

Demand transfer  $\Rightarrow$  I/O gives  
 $DREA = 1, 0$  to control the flow  
 of data. (interchangeably)

Printer want to load page, in this mean time  $DREA = 0, 1$

Transparent Mode  $\Rightarrow$  When  $\mu p$  is idle

then DMA do its work.

DMA has 3 Reg

- Starting address

- Word count

After completion. The status of operation processor get interrupt that it is completed.


# Pipelining $\Rightarrow$

We want to do everything very fast.

In order to do that

(i) Circuit change: to upgrade CPU it is very costly

(ii) Arranging CPU like a Pipe where there is different stages



non-pipelining

total 9 min


Pipelining

total 5 min

Performance better

Pipeline is a process of arrangement of hardware elements of CPU such that overall performance is increased.

- Simultaneously more than one instruction takes place in pipelined processor.
- Multiple processes are overlapped in execution.




interface register store intermediate result.

All are added with a clock

Non Pipelining:


(X) Suppose there is 8 instructions

And 1 instruction has 5 stages



total time =  $8 \times 5 \text{ cc}$

Pipelining : There is 8 instruction and 5 stages then



In this way every instruction will be completed

no of stages =  $k$   
 no of instructions =  $n$

Total clock cycle =  $n + k - 1$

1st instruction completed = (no of stages) clock cycle

$P = 8 I, (I_1 - I_8)$  5 stages

$5 + 8 - 1 = 12$

$$\text{Speed up} = \frac{NP}{p} = \frac{40}{12} = 3.33 \dots$$



$$\text{Efficiency of Utilization} = \frac{\text{How many blocks used}}{\text{Total blocks}}$$

$$= \frac{40}{60} = \frac{2}{3}$$

### Hazard In Pipelining ⇒

CPI = 1 → In every clock pulse a instruction is completed

Hazards are the problem that come in achieving CPI = 1



RAM →

Random Access Memory

• Volatile memory: Power supply off, data also gone

• The tasks currently performed by CPU are stored in RAM

⊗ Ram is a part of CPU

• It is very fast

• It can be directly accessed by CPU

• It is part of Primary memory

Types of RAM:

(i) SRAM: Static RAM

Data remains in SRAM as long as there is power supply.

• It is also used as Cashed Memory

• It ~~do~~ have not to be refreshed.

• It is faster & costly, consume more power

(ii) DRAM → Dynamic RAM

• Data will be stored only when it is refreshed frequently

• The Main Memory of Most computers

are DRAM

SRAM is mostly used in Specialized Applications

ROM  $\Rightarrow$  Read Only Memory

ROM data is permanently stored during creation of information.


It is called non volatile memory.

Types -

- (i) PROM - Programmable ROM
- (ii) EPROM - Erasable PROM
- (iii) EEPROM - Electrically Erasable PROM

Bus structure two type -

- (i) Single Bus structure
- (ii) Multi bus structure



only 1 bus is used

Single bus does one transfer at a time  
 So only 2 units can actively use the bus  
 at a given time (input - memory  
 mem - output)



advantage

- Simple, low cost
- flexible to add devices


Drawback

- Slow speed
- Efficient transfer Mechanism

needed → add buffer register; (first data come to buffer register then when CPU is idle operation is done)

(ii) Multibus :-

it improves performance  
achieve parallelism.



Disadvantage - High price

Advan  
One bus for fetch<sup>instruction</sup> other fetch data.